BadproG.com

If you come from the Eclipse world, you should be lost because it's not very clear how to generate a release build version of an .apk file.

In this Android Studio tutorial, we are thus going to see how to resolve this release build generation.

To be precise, in this tutorial, we are going to see the min(), max(), minmax(), min_element(), max_element() and minmax_element() functions.

The Nucleo wants to be a concurrent of Arduino. You had probably tested the mbed.org compiler. But you would like to program a firmware without any online IDE (that comes with some advantages and drawbacks).

A quick code to turn off every single segment onto a FPGA board.

For this tutorial we use the Altera DE1 board.

So if you have another one, just replace HEX0, HEX1, HEX2, HEX3 by your assignment.

As you certainly liked this Altera DE1 tutorial for blinking a LED on the board, you will love this one by doing the same easy thing but with GPIOs.

I'm sure you are really excited about that. So let's go.

Qsys is the new Altera SOPC Builder tool. So if you are using Quartus 13.0.x, you should have it.

Then, don't be surprised not having, for example, the simple SOPC Builder tool in your Quartus version.

You understood the structural description in Verilog.

You are currently using the Altera DE1 board.

Fine.

But you want more because you really want to understand how it works through a real example with your board.

In classic software programming there are a way to split whole code into several parts.

In Verilog there is also a technic to do the same. One calls that structural description.

It's like in C language, to talk outside the main function, it's necessary to have functions.

After installing Quartus II command-line interface for Windows you're ready to play with it.

The board used in this tutorial is the DE1 (EP2C20F484C7) with a Cycl0ne II FPGA.

The langage will be Verilog.

As I've noticed some bugs with the Linux version, I've decided to start using Altera Quartus II for Windows.